Wednesday, September 25, 2013

Interview Question 19: Gate level logic design


Observe following timing diagram and create logic in gate level as well as in Verilog


No comments: