Interview Question 4: Digital Delay

You are asked to design a 512 Clock Digital delay. A 32 bit data is fed to this module. It comes out after 512 clocks at the output.
- What is the most efficient way to design this block?
- What happens if data widths of input and output change? For example {32,64} or {64,32}?

- Where such huge delays are used?