Interview Question 35: Design a posedge detector

 Design a positive edge detector module as shown below.

A timing diagram is shown below to illustrate the behavior. You can use that to create a testbench and verify your Verilog RTL code.